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This paper presents the experiences using a commercial
full system simulation platform – Simics – in a graduate
Chip Multiprocessors class. The Simics platform enables
students and researchers to do research on computer ar-
chitecture, operating systems, and hardware/software co-
simulation. It provides the ability to simulate machines that
are not physically available. This platform has been used in
Chip Multiprocessors course to help graduate and under-
graduate students in related areas. This course deals with
both hardware and software issues in Chip Multiprocessors,
and concludes with a team project at the end of the semester.
The simulation-based approach was successful when student
feedback and final projects are considered.
1. Introduction
As commonly accepted, current performance trajectory to
double the chip performance every 24 to 36 months, can
be achieved by the integration of multiple processors on a
chip rather than through increases in the clock rate of single
processors due to the power limitations present in processor
design. Mutlicore architectures have already made their way
in the industry [2], [3], [6], [4], [5], [7], with more aggressive
configurations being prototyped such as the Intel’s 80 core
TeraFlop [1]. Since future technologies offer the promise
of being able to integrate billions of transistors on a chip,
the prospects of having hundreds of processors on a single
chip along with an underlying memory hierarchy and an
interconnection system is entirely feasible.
One of the most important benefits of a multicore ar-
chitecture over a traditional single processor design is the
power consumption reduction via reduced clock frequency.
Other benefits of multicore architectures include: (i) scal-
ability provided through many dimensions of parallelism
such as thread-level parallelism, loop-level parallelism, and
instruction-level parallelism (ii) simpler verification which
in turn reduces the time-to-market and lowers the chip costs
(iii) better utilization of the available silicon area since the
cores share common logic (iv) faster and cheaper on-chip
communication.
Despite the many advantages of multicore architectures
over uniprocessor architectures, one of the key questions
raised by many researchers is the effectiveness of multicore
architectures [8], [9]. One aspect of this problem is due
to the infancy of the software solutions targeting such
architectures. Current programs, compilers, and software
architecture techniques in general, rely on the fact that there
is only one core running on the background [10]. Hence,
it becomes very difficult to effectively use the underlying
processing power. There are some initial attempts to target
this problem, however these techniques are still in their
infancy [10].
Clearly, teaching multicore architectures to today’s com-
puter engineers is a desirable goal in every curriculum. In
general, computer engineering curriculum is designed to
provide a balanced education in the design and analysis of
both computer software and computer hardware. According
to American Society of Engineering Education: ”Computer
engineers are solidly grounded in the theories and princi-
ples of computing, mathematics and engineering, and apply
these theoretical principles to design hardware, software,
networks, and computerized equipment and instruments to
solve technical problems in diverse application domains.”
However, in practice, this is not always the case. Hence,
many computer engineering schools concentrating on the
software topics lack hardware knowledge.
On the other hand, current language extensions or class
libraries are not sufficient to utilize the available processing
power. Software designers need to understand the nature of
multicore architectures and learn how to enforce sequencing
of code on multiple cores. Therefore, it is critical to include
multicore education in both undergraduate and graduate
computer engineering curriculum.
In order to equip students with a better understanding of
the multicore architecture and its programming, Chip Multi-
processors course can be offered with parallel programming
concepts on these architectures. This will enable students
to learn the state-of-the-art multicore architectures, while
giving them the opportunity to write parallel programs on
these architectures. Using Simics-like simulator in teaching
such a course is both possible and practical since it is very
expensive to obtain various multicore architecture systems
and experiment on them. This is especially valuable for
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universities with limited financial resources.
In this paper, we present how Simics platform can
be used in teaching different multicore architecture con-
cepts. Specifically, Simics toolkit has been used in Chip
Multiprocessors course to help both graduate and senior
undergraduate students understand the hardware/software
issues related to Chip Multiprocessors. The remainder of
this paper is structured as follows. Section 2 gives details
about the Simics platform and how it is used in teaching
Chip Multiprocessors course. Course overview including
the student background, objectives, teaching methodology,
course plan, and assessment are given in Section 3. The
paper is concluded in Section 4.
2. The Simics Platform
Simics [11] is a full-system simulator designed by Vir-
tutech to strike a balance between accuracy and speed in
simulation. Simics provides a range of accuracy/speed op-
tions. Specifically, simulation platform provides functional
accuracy and sufficient abstraction while achieving toler-
able performance levels. It is fast enough to run realistic
benchmarks on a wide set of unmodified operating systems
including Solaris, Linux, and Windows XP. Moreover, sys-
tems ranging from a basic embedded system to a complex
multiprocessor environment can be modeled in Simics.
Computer architecture related courses can benefit from
such a platform since it is flexible to support wide range
of microprocessor types, instruction sets, operating systems,
and memory hierarchies. In addition to this, through the
Academic Licensing Program, it is offered to universities
at no cost. Simics can be used in many different types
of courses, from low-level computer architecture to parallel
programming on different systems. At the computer architec-
ture level, Simics can be used to teach effects of system pa-
rameters on the performance and energy. System properties
can easily be modified through a configuration file, thereby
opening up possibilities to experiment with machines of
different configuration. Another important use is to teach
students assembly language programming. Programs can be
executed instruction by instruction providing the contents of
registers and memory changes.
It is also possible to simulate a multicore environment
using Simics, even if the host is a single processor archi-
tecture. This provides greater flexibility in testing arbitrary
configurations including multiple processors, multiple nodes,
and multiple device configurations. A sample configuration
for two processors and a shared memory is given in Figure 1.
3. Course Overview
Chip Multiprocessors course was first offered in Spring
2008 with an initial enrollment of 8 students including
graduate and senior undergraduate students, all computer
OBJECT cpu0 TYPE x86-hammer
{
freq mhz: 3500
physical memory: phys mem0
}
OBJECT cpu1 TYPE x86-hammer
{
freq mhz: 3500
physical memory: phys mem0
}
OBJECT phys mem0 TYPE memory-space
{
map: ((0xa0000, vga0, 1, 0,0x20000),




Figure 1. An example configuration for two processors
with a shared memory.
engineering majors. This course was the first advanced
computer architecture course to be offered in the department.
As such, initial enrollment was not so high. However,
the number of students doubled in Spring 2009, making
the course among the most popular graduate courses in
the computer engineering department. Students in the class
had no exposure to advanced computer architecture topics
except what has been covered in a sophomore computer
organization class.
This course is designed to provide a deep understanding of
the multicore architectures. Although computer engineering
curriculum is designed to provide a balanced education in
both software and hardware, in practice, many students lack
major hardware knowledge. This course aims to fill this gap
for average students, while providing deeper knowledge to
the more interested ones. To achieve this goal, first part of
the course covers multicore evolution starting from Moore’s
law with examples from state-of-the-art multicore architec-
tures. Next, issues such as communication, memory hierar-
chy, cache coherency, data distribution, task assignment, and
operating system involvement is covered. In the third part
of the course, programming on such architectures is covered
using OpenMP. In the last part, advanced topics such as
heterogeneous multicore architectures, chip multithreading,
etc. is discussed.
Student learning and instructional effectiveness is mea-
sured by student assessment. Assessment instruments used
in Chip Multiprocessors course are exams, homeworks, and
a semester-long project. While all of these instruments com-
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prise the assessment, project is the most important parameter
among these as it provides hands-on experience.
Most of the student projects tried to modify the archi-
tectural properties of a given multicore architecture and
measured the effects of various parameters. For example,
a team of students considered different cache hierarchies.
Specifically, they performed a tradeoff analysis between
shared versus private caches at levels L1 and L2 on several
benchmarks. One of the systems tested is shown in Fig-
ure 1. Similarly, another group implemented a new memory
coherency protocol, whereas another one studied message
passing efficiency. These projects were all tested using real-
life workloads and benchmarks such as SPEC.
Another group of projects tried to parallelize real-life
applications on multicore architectures using Simics. For
example, one group of students parallelized various matrix
multiplication algorithms using OpenMP. After the paral-
lelization step, programs are executed on different multicore
configurations to measure the scaling of these algorithms
with OpenMP. Furthermore, Simics is used by students to
compare a hybrid OpenMP-MPI approach with pure-MPI
and pure-OpenMP scenarios. For the specific application in
question, students found out that hybrid OpenMP-MPI per-
forms better compared to both pure-MPI and pure-OpenMP
schemes.
4. Conclusion
This paper presents multicore education using a simulator.
Instead of buying a big and expensive server to let students
try and run parallel programs with real workloads, a full
system simulation platform can be used. In particular, Simics
has been used to implement different multicore architec-
tures and writing parallel programs on these architectures.
This simulation framework provides great advantages for
teaching multicore architectures and parallel programming
when the hardware is not available. Overall, simulation-
based approach was successful when student feedback and
final projects are considered.
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